

Customer No.: 31561
Application No.: 10/604,169
Docket No.: 10969-US-PA

REMARKS

Present Status of the Application

The Office Action has rejected claims 9-17 under 35 USC 101 because the claimed invention is alleged to be directed to non-statutory subject matter.

Furthermore, claims 1-17 are rejected under 35 USC 102(b) as being clearly anticipated by Balaban et al. (US-4,464,675, hereinafter "Balaban").

Applicants respectfully traverse the rejections and amend the claims.

After entry of the foregoing amendments, claims 1-17 remain pending in the present application, and reconsideration of those claims is respectfully requested.

Discussion of Rejections Under 35 USC 101

Applicants respectfully traverse the rejections of claims 9-17 under 35 USC 101. To advance the prosecution of this case, however, Applicants have amended claims 9 and 12 to clarify the technological features. Accordingly, the rejection of claims 9-17 under 35 USC 101 should be withdrawn.

Discussion of Rejections Under 35 USC 102(b)

Applicants respectfully request withdrawal of the rejection claims 1-17 under 35 USC 102(b) as being anticipated by Balaban.

Claims 1-8

Balaban does not teach or suggest "obtaining a difference between only an input data stored in the output end of the shift register and an input data stored in the input end

Customer No.: 31561
Application No.: 10/604,169
Docket No.: 10969-US-PA

of the shift register to form an output of the band pass filter" as recited in claim 1.

It is evident from the evidence in FIG. 2 of the present invention and in FIG. 2a in Balaban, Balaban teaches a conventional method for an arithmetic subtracting unit for "obtaining a difference" for the band pass filter by using **many coefficient multiplier circuits and many adders**, thereby forming an **adder tree 60**. The "difference" obtained by the arithmetic subtracting unit of the present invention is only for between the input data stored in the output end and only for an input data stored in the the input end of the shift register based upon an explicit interpretation of the specifications in paragraph [0028] and FIG. 2 in the present invention. On the other hand, the "difference" obtained in Balaban's arithmetic subtracting unit is a calculation result produced from many calculations made by means of using a complex "tree" system of adders and coefficient multiplier circuits shown in FIG. 2a in Balaban. As a result, it is clearly evidence the "difference" in the above claim limitation is patentable over Balaban.

Furthermore, the claim amendment to claim 1 as described above using the word "only" is fully supported inherently by, for example, paragraph [0028] and FIG. 2 in the present invention. As can be clearly seen in FIG. 2 of the present invention, only the outputs of 104 and 106 are coupled to 110, and then 110 outputs to 140. Thus, no new matter has been introduced.

Pending the allowance of claim 1, claims 2-8 should also be allowed.

Claims 9-11, 17

Regarding the amended claim 9, the added claim features, which are included also

Customer No.: 31561
Application No.: 10/604,169
Docket No.: 10969-US-PA

in the patentable claim 12: “providing a number of registers coupled in cascade to form a shift register, having a first register and a last register, wherein each register has a storage capacity of at least one bit; and

computing a difference of contents stored only in the first register and the last register to form an output of the method in a clock frame” are clearly patentable over Balaban, as a result, claim 9 should be allowed. Furthermore, dependent claims 10-11, and 17 should also be allowed.

Claims 12-16

Balaban does not teach or suggest the following amended claim feature in claim 12: “computing a difference of contents stored only in the first register and the last register to form an output of the method in a clock frame” as based upon the same traversal used for “**obtaining a difference between only an input data stored in the output end of the shift register and an input data stored in the input end of the shift register to form an output of the band pass filter”** as recited in claim 1.

Pending the allowance of claim 12, dependent claims 13-16 should also be allowed.


Customer No.: 31561
Application No.: 10/604,169
Docket No.: 10969-US-PA

CONCLUSION

For at least the foregoing reasons, it is believed that the pending claims 1-17 are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Date: *July 4, 2006*

Respectfully submitted,


Belinda Lee

Registration No.: 46,863

Jiang Chyun Intellectual Property Office
7th Floor-1, No. 100
Roosevelt Road, Section 2
Taipei, 100
Taiwan
Tel: 011-886-2-2369-2800
Fax: 011-886-2-2369-7233
Email: belinda@jcipgroup.com.tw
Usa@jcipgroup.com.tw